



EMC e20-040

Exam Name: *emc technology foundations*

Q & A : 237 Q&As

Pdf Demo

Quality and Value for the e20-040 Exam

[Just4Exams Practice Exams](#) for EMC Technology Foundations e20-040 are written to the highest standards of technical accuracy, using only certified subject matter experts and published authors for development.

100% Guarantee to Pass Your e20-040 Exam

If you do not pass the Technology Foundations e20-040 exam on your first attempt using our Just4Exams **e20-040 testing engine and pdf study guide**, we will give you a FULL REFUND of your purchasing fee.

Downloadable, Interactive e20-040 Testing engines and PDF Version

Our Exam Preparation Material provides you everything you will need to take a [Technology Foundations certification](#) examination. Details are researched and produced by [EMC Certification](#) Experts who are constantly using industry experience to produce precise, and logical.

Free e20-040 Exams:

This is demo only, this pdf do not include the questions and answers picture

Exam : EMC E20-040

Title : EMC (r) Technology Foundations

1. Which DMX is optimized for the most efficient power and cooling?

- A. DMX-2
- B. DMX-3 950
- C. DMX3000
- D. DMX800

Answer: B

2. In a NetWorker environment, which EMC Disk Library feature is used to export virtual tapes to physical tapes, while preventing blind

spots?

- A.Auto Archive
- B.Embedded Storage Node
- C.Embedded Media Server
- D.Remote Copy

Answer: B

3. After a split operation has occurred, where is the information maintained for changes to the standard volume and BCV?

- A.PSM LUN
- B.track tables
- C.vault
- D.VDEV tables

Answer: B

4. What is a characteristic of a Content Address in Centera?

- A.Administrator generated
- B.File system based
- C.Inherently stable
- D.Location-dependent

Answer: C

5. When changes are made to a SnapView source LUN, where is the original data saved?

- A.Cache memory
- B.Clone Private LUN
- C.PSM
- D.Reserved LUN pool

Answer: D

6. How are DMX-2 global cache director boards divided?

- A.Boards are divided into four addressable memory chips
- B.Boards are divided into four addressable regions comprised of one memory chip
- C.Boards consist of four memory chips, each divided into eight regions
- D.Boards consist of memory chips and are divided into four addressable regions

Answer: D

7. After Rainfinity completes a directory or share move, clients can access data through a logical view without having to remap to the new destination. What is the underlying physical location called that maps this logical view?

- A.Data Mobility
- B.Global Namespace
- C.Proxy Service
- D.VLAN Change

Answer: B

8. Which Symmetrix implements a unified director feature?

- A.DMX1000
- B.DMX2000
- C.DMX-3
- D.Symmetrix 8000

Answer: C

9. Which operation must an NFS client perform to access a Celerra advertised connection point?

- A.Export
- B.Map
- C.Mount
- D.Share

Answer: C

10. In a CLARiiON array, what is a characteristic of a metaLUN?

- A.Can be only expanded one time
- B.Can be used with SnapView and MirrorView
- C.Cannot be added to a storage group

D.Supported on FC and CX series arrays

Answer: B

11. Which type of protection is only used for mainframes?

A.RAID 1

B.RAID 5

C.RAID 10

D.Parity RAID

Answer: C

12. What is a DMX-3 Direct Matrix Interconnect specification?

A.64 2 Gb/s Fibre Channel paths

B.128 direct paths from directors and memory

C.Four or eight processors per director

D.Full component-level redundancy with hot-swappable replacements

Answer: B

13. How many bi-directional mirror relationships are allowed per CLARiiON array?

A.1

B.2

C.4

D.8

Answer: C

14. Which SAN topology requires a direct link from any switch to every other switch in the fabric?

A.Compound core-edge

B.Full mesh

C.Partial mesh

D.Simple core-edge

Answer: B

15. What is the cause of the delay in a DMX-3 read miss?

A.Host missed the time to get data

B.Information is missing from the files

C.Information left cache before it was read

D.Information must be read from disk

Answer: D

16. Which mechanism is used shorten the synchronization process after the link goes down between the primary and secondary mirrors?

A.Fracture log

B.Persistent Storage Manager

C.Primary arrays write cache

D.Reserved LUN pool

Answer: A

17. Which are the characteristics of Symmetrix Engenuity?

A.Comprehensive Symmetrix management and data security

B.Continuous availability, data integrity, built-in security features

C.Enabled consistency and continuous availability

D.Symmetrix-based feature portability and enabled consistency

Answer: B

18. In a CLARiiON array, how is I/O handled when a LUN is expanding?

A.Continues to all component LUNs

B.Continues to base LUN only

C.Halted during expansion

D.Halted to the base LUN only

Answer: B

19. In a CLARiiON array, which clone state would prevent a clone from being removed from a clone group?

A.Consistent

- B. Fractured
- C. Promoted
- D. Synchronizing

Answer: D

20. PowerPath is connected to Storage Processor A and Storage Processor B. What action does PowerPath take when one path to Storage Processor A fails?

- A. Redirects the I/O load across the remaining three paths to the array
- B. Redirects the I/O through the two paths to Storage Processor B
- C. Trespasses the LUN to Storage Processor B and uses the two paths through this Storage Processor
- D. Uses the one remaining path through Storage Processor A

Answer: D

More [e20-040 Braindumps](#) Information

Related e20-040 Exams

e20-322	E20-097	e20-070	e20-593	e20-597
e20-540	E20-815	e20-050	e20-820	e20-040
e20-080	e20-095	e20-090	E20-830	E20-840
E20-322	E20-593	E20-597		

Other EMC Exams

E20-591	E20-590	E20-840	e22-141	E20-120
e20-651	e20-661	e20-080	E20-322	E20-340
e20-860	E20-370	E20-381	e20-845	E20-500
e20-530	E20-001	e20-670	E20-335	e20-665